


F/E BOM


U3, U4	SKY13586-678LF
U5	RTC7608U
U6	RTC7608E
FL1	BF1109-L2R4NCF1E-PT/LF
FL2	BF1109-L2R4NCA
FL3	DPX167125DT-8097D1

WLBGA Ballmap rev 2.6

Block Diagram

Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.


SCH Title : CYW955513SDCM2WLIPA				
Page Title: BLOCK DIAGRAM				
Size: B	Document Number: 630-90781-01	Drawn By: Sergio Espinoza	Approved By:	Rev: 3.5
Date: Friday, December 08, 2023		Sheet 1 of 8		



PMU Topology

Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : CYW955513SDCM2WLIPA				
Page Title: PMU TOPOLOGY				
Size: B	Document Number: 630-90781-01	Drawn By: Sergio Espinoza	Approved By:	Rev: 3.5
Date: Friday, December 08, 2023			Sheet 2 of 8	




System Section 1


Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : CYW955513SDCM2WLIPA				
Page Title: SYSTEM SECTION 1				
Size: B	Document Number: 630-90781-01	Drawn By: Sergio Espinoza	Approved By:	Rev: 3.5
Date: Friday, December 08, 2023		Sheet 3 of 8		


Voltage Level Translator




LPO Option




Non-Inverting Buffer




Voltage Level Translator



Voltage Regulator




RF Section
SPDT/SD3T Voltage Selection



System Section 2

Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : CYW955513SDCM2WLIPA				
Page Title: SYSTEM SECTION 2				
Size: B	Document Number: 630-90781-01	Drawn By: Sergio Espinoza	Approved By:	Rev: 3.5
Date: Friday, December 08, 2023			Sheet 4 of 8	



RF Section & BT Front End


Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : CYW955513SDCM2WLIPA

Page Title: RF SECTION & BT FRONT END

Size	Document Number	Drawn By	Approved By	Rev
B	630-90781-01	Sergio Espinoza		3.5

Date: Friday, December 08, 2023 Sheet 5 of 8



RTC7610

Truth Table

VC1	VC2	Low Insertion Loss Path
1	0	RFC – RF1
1	1	RFC – RF2
0	1	RFC – RF2
0	0	RFC – RF3

NOTE: 1 : 1.6 ~ 3.6V, 0 : -0.2 ~ 0.3V

RTC7608U


Truth Table

Low Insertion Loss Path	VC
RFC – RF1	H
RFC – RF2	L

RF Front End

Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : CYW955513SDCM2WLIPA				
Page Title: RF FRONT END				
Size: B	Document Number: 630-90781-01	Drawn By: Sergio Espinoza	Approved By:	Rev: 3.5
Date: Friday, December 08, 2023		Sheet 6 of 8		



M2 Interface

Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : CYW955513SDCM2WLIPA				
Page Title: M2 INTERFACE				
Size: B	Document Number: 630-90781-01	Drawn By: Sergio Espinoza	Approved By:	Rev: 3.5
Date: Friday, December 08, 2023		Sheet 7 of 8		

REVISION HISTORY

REV	DESCRIPTION OF CHANGE	Orig. of Change	DATE
1.0	Initial Release	Michael Liu	07/28/2022
1.1	Changed C40, C41 from 27pF to 33pF	Ryan S	01/27/2023
2.0	M.2 Connection updated: TDM2_MCK Pin 52, BT_GPIO_0 to Pin 49, BT_GPIO_2 to Pin 3, MIC_P to Pin 47 Added Discrete LPF on 2G Path, removed FL2 and remove BPF bypass option on dedicated BT path 5G_RX: C34 = 1.4nH, C65 = 10pF 5G_TX: C35 = 1.4nH, L5 = 0.2pF 5G_TX/RX: C69 = C70 = 0.2pF 2G_RX: C39 = 2.5nH Main XTAL: Y2 to TXC 8Q37470015	Michael Liu	02/06/2023
2.1	C35 changed to 8.2 pF C34, C65 changed to 4.7 pF DNI L5, L6, C69, C70 Installed C64=4.7 pF	Sergio Espinoza	06/01/2023
3.0	U1 to 55513A1 Added FL2 and BPF bypass path on 2G path. Added FL1 and BPF bypass path on BT path. Changed C50 to install position A. Populated U2. Added U15 footprint.	Sergio Espinoza	06/05/2023
3.5	Front end configuration for BT/WLAN components	Sergio Espinoza	11/13/2023

Revision History

Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.